Technical Forum

Let the MC68701 Program Itself

Arnold J. Morales and David Ruhberg Motorola Inc. 3501 Ed Bluestein Blvd. Austin, TX 78721

The Motorola MC68701 is an enhanced version of the MC6801 microprocessor. One of its chief features is the ability to program itself. The processing unit controls all movement of data into an on-chip EPROM (erasable programmable read-only memory). It controls programming power (V_{pp}) to the EPROM during programming, requiring only a few external devices to accomplish this.

On-chip resources of the MC68701 include a-2K-byte EPROM, a three-function timer, a serial-communication interface, up to 29 parallel I/O (input/output) lines, 128 bytes of RAM (random-access read/write memory), and an oscillator. These items provide a great deal of power and flexibility in a small package that's easy to use and design with.

In this article, we will explore how the MC68701 programs itself. We'll also discuss a fully tested MC68701 programmer, including software and a hardware design.

On-Chip EPROM

A dual-purpose MC68701 pin, $\overline{\text{RESET}}/V_{pp}$, is used both to reset the processor and to power the EPROM. This pin is normally +5 volts (V) during nonprogramming operation. It must be raised to V_{pp} (21 V \pm 1 V) during programming of the EPROM. However, the processor will operate normally with V_{pp} applied at all times.

The MC68701 EPROM is controlled by two bits in the RAM/EPROM control register (see figure 1). Bit 0 of the register is called the programming latch control (PLC) and is used to control an address latch used during programming of the EPROM. Bit 1 of the register is called

MC68701 RAM/EPROM CONTROL REGISTER
7 6 5 4 3 2 1 0

STBY RAME X X X X PPC PLC

Figure 1: The RAM/EPROM control register. See the text for details of its operation.

the programming power control (PPC) and is used to control V_{pp} to the EPROM during programming.

When PLC is set, the latch is transparent. When PLC is clear, the address latch is enabled and latches each EPROM address asserted by the processor. PLC should be set during normal nonprogramming processor operation; it should be cleared only to program the EPROM. This bit is set at RESET and can be cleared only in Mode 0 (more about modes later).

When PPC is set, V_{pp} is not applied to the EPROM; when PPC is clear, V_{pp} is applied to the EPROM. PPC should be set during normal nonprogramming operation; it should be cleared only to program the EPROM. This bit is set at \overline{RESET} and whenever the PLC bit is set, and can be cleared only in Mode 0 with the PLC bit clear.

The MC68701 is programmed in Mode 0 only. In this mode, all the interrupt vectors and reset vectors are in the locations BFF0 to BFFF hexadecimal, and the on-chip EPROM is at locations F800 to FFFF hexadecimal. The




Figure 2: Programmer for the MC68701. The simplicity of this inexpensive circuit means easy construction and use. In combination with the software provided in listing 1, LEDs in the programmer can indicate that the EPROM is initially erased and that the newly stored data pass or fail a verification test.

reset vectors should direct the processor to what is essentially a bootstrap-loading program that will fetch data sequentially from memory or a peripheral controller and "burn" each byte into the EPROM. Once V_{pp} is applied to the RESET/V_{PP} pin, each data byte is programmed into the onboard EPROM as follows:

- 1. Clear the PLC bit and set the PPC bit. This enables the EPROM address latch and inhibits V_{pp} to the EPROM.
- 2. Write data to the EPROM location to be programmed. Both the data and address will be captured by internal latches.
- 3. Clear the PPC bit for 50 milliseconds (ms). This controls programming power to the EPROM, allowing the data byte to be burned in.

These steps are repeated until all bytes have been programmed.

An MC68701 Programmer

Fully assembled and tested modules designed to program the MC68701 are available through Motorola distributors. Some users, however, may require custom programming boards designed to meet specific needs.

JOHN STARKWEATHER'S

NEVADA

For all CP/M systems. Works with Apple (softcard needed), Osborne 1, TRS-80, North Star, Superbrain, Micropolis,

DISKETTE AND MANUAL Vector and many other microcomputers. Needs 32K RAM, one disk drive and CRT or video display and keyboard.

PILOT for Programmed, Inquiry, Learning Or Teaching

An excellent interactive language for education and office automation. Perfect companion for BASIC, COBOL and PASCAL to solve training and documentation problems

John Starkweather, Ph.D., creator of PILOT, wrote this version to meet all PILOT-73 standards and added many new features.

New features include full screen text editor, commands to drive optional equipment such as VTR's & voice response units.

 Currently used in many college and progressive high schools. Use for interactive applications—data entry, programmed instruction

and testing.

NEVADA

DISKETTE AND MANUAL

For all CP/M-based systems. Requires 32K RAM, one disk drive and CRT or video display and keyboard.

A character oriented full screen video display text editor designed specifi-cally for program preparation of COBOL, FORTRAN, BASIC and similar

Features include single key commands for cursor control, scrolling, block moves, search and replace, tab setting and multiple file insertions

NEVADA



DISKETTE AND MANUAL

For all CP/M or MP/M operating systems. Requires 32K RAM and one disk drive.

Edition II of Nevada COBOL is based on ANSI-74 Standards.
 With 48K RAM, you can compile and execute up to 4000 state-

COPY statement for library handling.

CALL...USING...CANCEL
 PERFORM...THRU...TIMES...UNTIL...paragraph or section names.
 IF...NEXT SENTENCE...ELSE...NEXT SENTENCE AND/OR <=>

GO TO...DEPENDING ON.

Interactive ACCEPT/DISPLAY...

RELATIVE (random) access files Sequential files both fixed and variable length.

• INSPECT...TALLYING...REPLACING.



ELLIS COMPUTING SOFTWARE TECHNOLOGY

COD's WELCOME

600 41st Avenue, Dept. B San Francisco, CA 94121

(415) 751-1522

CP/M, MP/M, TRS-80 and SoftCard system are registered TM's of Digital Research Tandy Corporation and Microsoft respectively. Osborne 1 is a trademark of Osborne Computer Corporation.

The programmer described in this article (see figure 2) is designed for simplicity, low cost, and ease of use. The hardware and associated software verify that an inserted MC68701 is initially fully erased, do the programming, and verify the "entered" code. The user only applies power and monitors three light-emitting diodes (LEDs) that indicate EPROM status. The programmer enters the entire 2K-byte content of EPROM IC4 into the MC68701 EPROM. The system can be modified to, for instance, provide more detailed failure information or to program only a portion of the EPROM.

Using the Programmer

The user needs no knowledge of MC68701 operation and very little knowledge of electronics in order to use the programmer. Four steps are required:

1. Insert the EPROM containing the code to be programmed into the MC68701 into the socket at IC4.

2. Insert the MC68701 into the socket.

- 3. Apply power.
- 4. Monitor LEDs.

Within a few seconds after power is applied, LED 1 should light, indicating that the MC68701 EPROM is fully erased. Approximately 105 seconds after power is applied, LED 2 should light, indicating that the EPROM has been programmed and its contents verified. At this time, power can be removed from the system, and another MC68701 can be programmed.

LED 3 will light to indicate either a not fully erased MC68701 EPROM when power is initially applied, or failure to verify after attempted programming. If LED 3 lights and LED 1 is not lit, the MC68701 was not fully erased when inserted into the board. If this occurs, no attempt is made to program the EPROM. If LED 3 lights while LED 1 is lit, the EPROM's contents did not verify after attempted programming.

The LEDs should be color-coded to give readily recognized pass and fail indication. A good color scheme is amber for LED 1 (erased), green for LED 2 (pass), and red for LED 3 (fail). Zero insertion force sockets should be used for the MC68701 and EPROM.

Memory Map

The memory map, consisting of five special address spaces, is shown in figure 3. Four of the address spaces are fixed by the MC68701 during programming and cannot be relocated. These consist of an internal-register area (0000 to 001F hexadecimal), internal RAM (0080 to 00FF hexadecimal), external interrupt vectors (BFF0 to BFFF hexadecimal), and internal EPROM (F800 to FFFF hexadecimal).

A fifth address space is used for an MCM2716 that contains the code to be entered into the MC68701 on-chip EPROM. This MCM2716 has been arbitrarily placed at locations 7800 to 7FFF hexadecimal and can be relocated for custom programmer design.




Figure 3: Memory map of the MC68701 address space.

For ease of decoding, an MCM2716 containing MINPRG, the programmer bootstrap program, is based at location B800 hexadecimal. The system RESET vectors are located at the top of the EPROM and decode at locations BFFE to BFFF hexadecimal.

Circuit Description

The MC68701 programmer consists of two MCM2716 EPROMs, a 74LS373 transparent latch, a 74LS00 NAND gate package, an MC68701 socket, and associated "glue," as shown in figure 2.

A 4-megahertz (MHz) crystal is used to yield 1-MHz operation. This clock frequency can be increased to accommodate higher-speed MC68701s, but changes in the operating frequency require changes in the MINPRG bootstrap software to ensure 50 ms programming time for each byte entered into the EPROM, or to minimize programming time.

This delay is governed by the value of WAIT in MINPRG and is indirectly related to the clock frequency. An increase in the clock frequency requires a proportional increase in the value of WAIT; a decrease of the clock frequency allows a proportional decrease in the value of WAIT.

The MC68701 can also be driven by an external transistor-transistor logic (TTL) clock at pin 3, with pin 2 grounded. If this clock option is used, the capacitors tied to pins 2 and 3, used to ensure stable crystal operation, are not required.

Pins 8, 9, and 10 are tied to ground to place the MC68701 into Mode 0 (programming mode) at RESET. IRQ (interrupt request) and NMI (nonmaskable interrupt) are tied high to eliminate external interrupts.

Three LEDs are tied to I/O pins 13, 14, and 15. They are used to indicate the state of the MC68701 EPROM during programming operations. High-current drivers force the pins low to light the LEDs.

The \overline{RESET}/V_{pp} pin is driven by a transistor to assure adequate power to the pin during programming. The base of this transistor is controlled by an RC (resistorcapacitor) network that provides adequate delay between

Text continued on page 394 Listing 1 is on pages 388-392



THE PROGRAM THAT WRITES PROGRAMS

AVAILABLE FOR

CP/M TRS - 80 MLD II Sharp PC 3201 Apple II Plus North Star Vantage

Still Only \$600.00

Dealer Inquiries Invited

Send to KROWN COMPUTING 1282 Conference Dr., P.O. 66763 Scotts Valley, CA 95066 (408) 335-3133

Circle 225 on Inquiry card.

MICRO SUPPLY LTD. Scotch DISKETTES **DISKS SCOTCH 3M** \$2.30 each MEMORY . 8/\$16 EPROMS 2716 (5V) \$5.50 each IMPERIAL MICRO SUPPLY LTD. Please add 12 00 Shipping - Michigan add 4% Tax

Circle 199 on inquiry card.

LARGE DISK CP/M USERS

TIRE() OF SEARCHING DIRECTORY LISTINGS FOR YOUR FILES??? ANNOUNCING the CPUTIL package:

- Allows system files to be logically moved to the current user file upon logon. This means that multiple copies of system files are not needed. Removes all system files from directory listings unless desired by the user. Restores all system files to file 0 upon logoff. Allows user files to be referred to by a user-defined name or the file number. Allows a directory listing of any user file from any other user file.

INTRODUCTORY PRICE

including manuals Texas res. add 6% sales tax

EARTH SCIENCE ASSOC 10218 Cantertrot Humble, Tx. 77338 713-446-1555

SATISFACTION GUARANTEED

Circle 157 on inquiry card.

```
00001
00002
                                OPT
                                       ZØ1, LLEM=80
00003
00004
00005
                               THIS PROGRAM WILL CHECK, PROGRAM AND VERIFY
00006
                                          THE MC68701'S
                                                         EPROM
00007
00008
00009
                                    EQUATES
00010
                                                 PORT 1 DATA DIR. REGISTER
                                       $00
                0000
                      A PIDDR
                                EQU
00011
                                                 PORT 1 DATA REGISTER
                                        $02
                      A PlDR
                                EQU
00012
                0002
                                                 TIMER CONTROL/STAT REGISTER
                                        $08
                      A TCSR
                                EQU
00013
                0008
                                                 COUNTER REGISTER
                                        509
                      A TIMER
                                EQU
00014
                9099
                                                 OUTPUT COMPARE REGISTER
                                        $ØB
00015
                ØØØB
                      A OUTCMP EQU
                                                 RAM/EROM CONTROL REGISTER
                                        $14
00016
                0014
                      A EPMCNT EQU
00017
                                    LOCAL
                                                 VARIABLES
00018
00019
                                        $80
00020A 0080
                                                  START OF MEMORY BLOCK
                                        2
00021A 0080
                                RMB
                0002
                      A IMBEG
                                                  LAST BYTE OF MEMORY BLOCK
00022A 0082
                0002
                      A IMEND
                                RMB
                                        2
                                                 FIRST BYTE OF EPROM TO BE PGM'D
00023A 0084
                0002
                      A PNTR
                                RMB
                                                 COUNTER VALUE
00024A 0086
                0002
                        WAIT
                                RMB
00025
                                ORG
                                        $B850
00026A B850
                                        #SFF
                                                  INITIALIZE STACK
00027A B850 8E 00FF
                       A START
                                LDS
                                LDAA
                                        #$07
                                                  INIT. PORT 1
00028A B853
             86
                07
                       A
                                STAA
                                        P1DDR
                                                  DDR
00029A B855
             97
                00
                       A
                                                  DATA REGISTER (ALL LED'S OFF)
00030A B857
             97
                02
                                STAA
                                        P1DR
00031-
                                                  CHECK IF EPROM ERASED
                                LDX
                                        #$F800
00032A B859 CE F800
                       A
                                                  INIT. PNTR WHILE CONVENIENT
00033A B85C DF 84
                       A
                                STX
                                        PNTR
                                                  GET READY FOR CMPR.
                                        #$00
                                LDAB
ØØØ34A B85E C6 ØØ
                       A
                                                  LOAD EPROM CONTENTS
00035A B860 A6 00
                        ERASE
                                LDAA
                                                  COMPARE TO ZERO
00036A B862 11
                                CBA
                                                  BRANCH IF NOT ZERO
                                        ERRORI
ØØØ37A B863 26 29 B88E
                                BNE
                                                  CHECK-IF DONE
                                CPX
                                        #$FFFF
00038A B865 8C FFFF
                                        NEXT
                                                  IF SO BRANCH
                                BEQ
00039A B868 27 03 B86D
                                                  GO AGAIN
                                INX
00040A B86A 08
                                BRA
                                        ERASE
ØØØ41A B86B 2Ø F3 B86Ø
00042
                                                  TURN ON ERASED LED
                        NEXT
                                LDAA
                                        #$96
                       A
00043A B86D 86 06
                                STAA
                                        P1DR
ØØØ44A B86F 97 Ø2
00045
                                  WAIT FOR VPP TO REACH 21V (3.5 SEC.)
00046
00047
                                 STX
                                        WAIT
00048A B871 DF 86
                       A
                                                  GET READY FOR 70 TIMES THRU LOOP
                                        #50046
00049A B873 CE
                                 LDX
                0046
                         STALLI
                                DEX
00050A B876 09
                                        #$C350
                                                  INIT. 50MS LOOP
00051A B877 CC
                C350
                                 LDD
                                                  BUMP CURRENT VALUE
                                        TIMER
00052A B87A D3 09
                                 ADDD
                       A
                                                  CLEAR OCF
                                        TCSR
00053A B87C
             7F
                0008
                                 CLR
                                        OUTCMP
                                                  SET OUTPUT COMPARE
00054A B87F DD 0B
                                 STD
                                        #$40
                                                  NOW WAIT FOR OCF
00055A B881 86 40
                                 LDAA
                                        TCSR
                       A STALL2 BITA
00056A B883
             95 08
00057A B885 27 FC B883
                                 BEO
                                        STALL2
                                                  NOT YET
                                        #$0000
                                                  70 TIMES YET?
00058A B887 SC 0000
                                 CPX
                                                                  Listing 1 continued on page 390
```

```
00059A B88A 26 EA B876
                               BNE
                                      STALL1
                                               NOPE
 00060A B88C 20 06 B894
                             BRA
                                      PGINT
 00061
 ØØØ62A B88E 86 83
                      A ERRORI LDAA
                                      #$83
                                               LIGHT ERROR LED ONLY
 ØØØ63A B89Ø 97 Ø2
                               STAA
                                      P1DR
 00054A B892 20 5D B8F1
                               BRA
                                      SELF
 Ø0066A B894 CE 7800
                     A PGINT LDX
                                      #$7800
                                               INIT. IMBEG
 00067A B897 DF 80
                      A
                               STX
                                      IMBEG
 00068A B899 CE 7FFF
                      A
                              LDX
                                      #S7FFF
                                               INIT. IMEND
 ØØØ69A B89C DF 82
                      A
                              STX
                                     IMEND
 00070A B89E CE C350
                      A
                              LDX
                                      #$C350
                                              INIT. WAIT (4.0 MHZ)
 Ø0071A B8A1 DF 85
                              STX
                                     WAIT
 00072
 00073
                             THIS PART FROM 68701 DATA SHEET
 00074
 00075A B8A3 DE 84
                      A EPROM LDX
                                     PNTR
                                              SAVE CALLING ARGUMENT
 00076A B8A5 3C
                              PSHX
                                              RESTORE WHEN DONE
 ØØ077A B8A6 DE 8Ø
                              LDX
                                     IMBEG
                                              USE STACK
 00078
 00079A B8A8 3C
                       EPROO2 PSHX
                                              SAVE POINTER ON STACK
                                     #SFE REMOVE VPP, SET LATCH
 00080A B8A9 85 FE
                              LDAA
ØØØ81A B8AB 97 14
                     A
                              STAA
                                     EPMCNT
                                            PPC=1,PLC=0
 00082A B8AD A6 00
                                     Ø,X
                     A
                              LDAA
                                              MOVE DATA MEMORY-TO-LATCH
00083A B8AF DE 84
                     A
                                              GET WHERE TO PUT IT
                              LDX
                                     PNTR
ØØØ84A B8B1 A7 ØØ
                     A
                              STAA
                                     Ø,X
                                              STASH AND LATCH
@0085A B8B3 08
                              INX
                                              NEXT ADDR.
00086A B8B4 DF 84
                              STX
                                     PNTR
                                              ALL SET FOR NEXT
00087A B8B6 86 FC
                              LDAA
                                     #SFC
                                              ENABLE EPROM POWER (VPP)
00088A B8B8 97 14
                              STAA
                                     EPMCNT PPC=0, PLC=0
99989
00090
                              NOW WAIT 50 MSEC TIMEOUT USING COMPARE
00091
00092A B8BA DC 86
                     A LDD WAIT
                                           GET CYCLE COUNTER
00093A B8BC D3 09 A
00094A B8BE 7F 0008 A
                   A
                             ADDD
                                     TIMER_
                                              BUMP CURRENT VALUE
                              CLR
                                     TCSR
                                              CLEAR OCF
00095A B8C1 DD 0B A
                             STD
                                           SET OUTPUT COMPARE
                                     OUTCMP
                     A ----
00096A B8C3 86 40
                             LDAA
                                     #$40-
                                             NOW WAIT FOR OCF
ØØØ97A B8C5 95 Ø8
                    A EPROO4 BITA
                                     TCSR
00098A B8C7 27 FC B8C5
                                     EPRO04
                                             NOT YET
00099
00100A B8C9 -38
                              PULX
                                              SET UP FOR NEXT ONE
00101A BSCA 08
                              INX
                                             NEXT
00102A B8CB 9C 82
                     A
                              CPX
                                     IMEND
                                              MAYBE DONE
ØØ103A B8CD 23 D9 B8A8
                             BLS
                                    EPROO2 NOT YET
00104A B8CF 86 FF
                     A
                             LDAA #SFF
                                              REMOVE VPP, INHIBIT LATCH
ØØ105A B8D1 97 14
                     A
                             STAA
                                     EPMCNT
                                              EPROM CAN NOW BE READ
00106A B8D3 38
                              PULX
                                              RESTORE PNTR
00107A B8D4 DF 84
                              STX
                                   PNTR
00108
00109
                               START NEW CODE
00110
00111A B8D6 CE 7800
                             LDX
                                    #$7800
                                             SET UP POINTER
00112A B8D9 3C
                      VERF2
                             PSHX
                                             SAVE POINTER ON STACK
00113A B8DA A6 00
                    A
                             LDAA
                                    Ø,X
                                             GET DESIRED DATA
ØØ114A B8DC DE 84
                    A
                             LDX
                                    PNTR
                                             GET EPROM ADDR.
00115A B8DE E6 00
                    A
                             LDAB
                                    Ø,X
                                             GET DATA TO BE CHECKED
00116A B8E0 11
                             CBA
                                             CHECK IF SAME
```

```
BRANCH IF ERROR (LIGHT LED)
                                      ERROR2
                               BNE
ØØ117A B8E1 25 10 B8F3
                                                NEXT ADDR
                               INX
ØØ118A B8E3 Ø8
                                                ALL SET FOR NEXT
                                      PNTR
                               STX
ØØ119A B8E4 DF 84
                                                SETUP FOR NEXT ONE
                               PULX
ØØ12ØA B8E6 38
                                                NEXT
                               INX
00121A B8E7 08
                                                MAYBE DONE
                                      #$8000
00122A B8E8 8C 8000
                               CPX
                                                NOT YET
                                      VERF2
                               BNE
ØØ123A B8EB 25 EC B8D9
00124
                                      #$84
                               LDAA
ØØ125A B8ED 86 84
                                                LIGHT VERIFY LED
                                      PIDR
00126A B8EF 97 02
                               STAA
                                                WAIT FOREVER
                                      SELF
00128A B8F1 20 FE B8F1 SELF
                               BRA
00129
                                                LIGHT ERROR & ERASED LED'S
                      A ERROR2 LDAA
                                       #$82
00130A B8F3 86 82
                               STAA
                                       PIDR
00131A B8F5 97 02
                      A
                               BRA
                                       SELF
ØØ132A B8F7 2Ø F8 B8F1
00133
                                                         INTR. VEC
                                                 AND
                                RESTART
00134
00135
                                       SBFFØ
                               ORG
ØØ136A BFFØ
                                       SELF
                               FDB
                B8F1
ØØ137A BFFØ
                                       SELF
                                FDB
                     A
ØØ138A BFF2
                B8F1
                                       SELF
                                FDB
00139A BFF4
                B8F1
                                FDB
                                       SELF
                B8F1
00140A BFF6
                                FDB
                                       SELF
                B8F1
00141A BFF8
                                       SELF
                                FDB
                B8F1
00142A BFFA
                                FDB
                                       SELF
ØØ143A BFFC
                B8F1
                                FDB
                                       START
ØØ144A BFFE
                B850
                                END
00145
TOTAL ERRORS 00000--00000
```

```
0014 EPMCNT 00016*00081 00088 00105
            00075*
B8A3 EPROM
B8A8 EPROO2 00079*00103
B8C5 EPROO4 00097*00098
            00035*00041
B860 ERASE
B88E ERROR1 00037 00062*
B8F3 ERROR2 ØØ117 ØØ13Ø*
            00021*00067 00077
0080 IMBEG
            00022*00069 00102
0082 IMEND
            00039 00043*
B86D NEXT
000B OUTCMP 00015*00054 00095
            00011*00029
ØØØØ PIDDR
            00012*00030 00044 00063 00126 00131
0002 P1DR
            00060 00066*
B894 PGINT
            00023*00033 00075 00083 00086 00107 00114 00119
ØØ84 PNTR
            00064 00128*00128 00132 00137 00138 00139 00140 00141 00142
B8F1 SELF
            00143
B876 STALL1 00050*00059
B883 STALL2 00056*00057
            00027*00144
B850 START
            00013*00053 00056 00094 00097
0008 TCSR
            00014*00052 00093
0009 TIMER
            00112*00123
B8D9 VERF2
            00024*00048 00071 00092
0086 WAIT
```




Figure 4: Flowchart of the programmer software called MINPRG. The program is shown in listing 1.

Text continued from page 386:

the application of V_{cc} and \overline{RESET} . During programming, 21 V \pm 1 V (V_{pp}) must be applied to the \overline{RESET}/V_{pp} pin. A 5- to 26-V voltage converter is used to eliminate the need for two power supplies. R1 and R2 form a voltage divider that provides a proper voltage level to the \overline{RESET}/V_{pp} pin. R2 also serves to discharge C1 during power-down.

A 74LS373 transparent latch is used to demultiplex port 3, which is used both as a lower address port (signals A0 through A7) and as a data port. An address strobe (AS) from the MC68701 is tied to latch enable (LE) of the 74LS373 to latch the lower-order address at the proper time each bus cycle. Once the lower address is latched, the port is used for data transfer.

Four NAND gates are used for address decoding of the two external EPROMs. Each EPROM is selected with high A13 to ensure deselection during access of MC68701 internal RAM and internal registers. EPROM IC3 drivers are enabled with low A14 and high E; EPROM IC4

drivers are enabled with low A15 and high E. Controlling with E ensures that drivers are in the high-impedance state during E low, eliminating driver contention on the multiplexed lower-address/data bus. Controlling the drivers with low A14/A15 assures separation between the off-chip and on-chip EPROM address spaces. EPROM IC3, containing MINPRG, is selected at locations B800 to BFFF hexadecimal; EPROM IC4, containing the program to be entered into the MC68701 EPROM, is selected at locations 7800 to 7FFF hexadecimal. Incomplete address decoding is used for IC3 and IC4 to minimize the number of devices used in the system, allowing their selection in several address spaces. Care must be taken when writing software for the system to ensure that only one device is accessed at any time.

Note that only Motorola MCM2716 EPROMs allow an optional active high chip select (pin 20) by tying V_{pp} (pin 21) low during reads. If non-Motorola 2716 EPROMs are used, V_{pp} must be tied high and A13 must be inverted to the active low chip selects.

Program Description

The programmer uses a bootstrap program, MINPRG, to control programming of the MC68701 EPROM. The program performs the following functions:

- 1. Initialize the MC68701.
- 2. Check that the EPROM is erased.
- 3. Program the EPROM.
- 4. Verify the program.
- 5. Stop.

MINPRG also controls three LEDs that indicate MC68701 EPROM status during programmer operation. A detailed flowchart of MINPRG is shown in figure 4; a complete listing is shown in listing 1 on page 388.

Program Modifications and Considerations

Additions and modifications to this code can be made easily by inserting routines between the basic blocks on the flowchart. For convenience, the start and stop addresses of each block are located directly to the left of each block.

Parameters IMBEG, IMEND, PNTR, and WAIT, stored in RAM locations 80 to 87 hexadecimal, determine the size of the data block to be programmed into the MC68701, the first MC68701 EPROM location to be programmed, and the time period each byte will be burned into the EPROM. These parameters can be changed to allow programming of selected EPROM locations and to allow changes in operating frequency. These parameters, once selected, should remain constant throughout the entire program.

A modification to MINPRG that should be considered is verification of the EPROM if the EPROM is not initially erased, rather than to simply light LED 1 and wait. This change would allow verification of MC68701 EPROMs that have already been programmed and used.




MC68701 (1.0 MHz) MC68701-1 (1.25 MHz)

Advance Information

MC68701 MICROCOMPUTER UNIT (MCU)

The MC68701 is an 8-bit single chip microcomputer unit (MCU) which significantly enhances the capabilities of the M6800 family of parts. It can be used in production systems to allow for easy firmware changes with minimum delay or it can be used to emulate the MC6801/03 for software development. It includes an upgraded M6800 microprocessor unit (MPU) while retaining upward source and object code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned multiply. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5 volt power supply for nonprogramming operation. An additional Vpp power supply is needed for EPROM programming. On-chip resources include 2048 bytes of EPROM, 128 bytes of RAM, Serial Communications Interface (SCI), parallel I/O, and a three function Programmable Timer. A summary of MCU features includes:


- Enhanced MC6800 Instruction Set
- 8×8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatible with MC6800
- 16-Bit Three-Function Programmable Timer
- Single-Chip or Expandable to 64K-Byte Address Space
- Bus Compatible with M6800 Family
- 2048 Bytes of UV Erasable, User Programmable ROM
- 128 Bytes of RAM (64 Bytes Retainable on Powerdown)
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator with Divide-by-Four Output




MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD!

MICROCOMPUTER WITH EPROM



ROMA - VID Colombo FIGURE - PIN ASSIGNMENT



CMOTOROLA INC., 1980

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to 50	°C
Storage Temperature Range	T _{stg}	0 to +85	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance	8.4	50	°C/W
Ceramic Package	θJA	30	CIVV

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range VSS ≤ (V_{in} or V_{out}) ≤ VCC.

ELECTRICAL CHARACTERISTICS (VCC = 5.0 V ±5%, VSS = 0, TA = 70°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
Input High Voltage	RESET Other Inputs*	VIH	VSS+4.0 VSS+2.0	-	Vçc Vcc	Vdc
Input Low Voltage	All Inputs*	VIL	VSS-0.3	-	VSS+0.8	Vdc
Input Current (V _{in} = 0 to 2.4 Vdc)	Port 4 SC1	lin	v}=	1	0.5	mAde
Input Current (V _{in} = 0 to 5.25 Vdc)	NMI, TRO1	lin	- IPANO	1.5	2.5	μА
Input Current (V _{in} = 0 to 0.8 Vdc) (V _{in} = 4.0 Vdc to VCC)	RESET	lin	=	-2.0	8.0	mAda
Three-State (Off State) Input Current (Vin = 0.5 to 2.4 Vdc)	POAT 1 POAT 3 P10-P17, P30-P37 POAT 2-P20-P24	ITSI	.=	2. 10.0	10 100	μА
Output High Voltage $(I_{load} = -205 \mu\text{Adc}, \text{VCC} = \text{min})$ $(I_{load} = -145 \mu\text{Adc}, \text{VCC} = \text{min})$ $(I_{load} = -100 \mu\text{Adc}, \text{VCC} = \text{min})$	P30-P37 P40-P47, E, SC1, SC2 Other Outputs	Уон	Vss+2.4 Vss+2.4 Vss+2.4	1.1	o reuch to 7 s	Vdc
Output Low Voltage (I _{load} = 2.0 mAdc, V _{CC} = min)	All Outputs	VOL	-	-	Vss+0.5	Vdo
Darlington Drive Current (V _O = 1.5 Vdc)	P10-P17	ЮН	1.0	2.5	10.0	mAd
Power Dissipation		PD	-	-	1200	mV
Input Capacitance $(V_{in} = 0, T_A = 25$ °C, $f_Q = 1.0 \text{ MHz})$	P30-P37, P40-P47, SC1 Other Inputs	Cin	I	-	12.5 10.0	pF
V _{CC} Standby	Powerdown Powerup	VSBB VSB	4.0 4.75	-	5.25 5.25	Vdc
Standby Current	Powerdown	ISBB	_	-	6.0	mAd
Frequency of Operation MC68701 External Clock MC68701 Crystal MC68701-1 External Clock MC68701-1 Crystal	EXTAL2 XTAL1, EXTAL2 EXTAL2 XTAL1, EXTAL2	4fo fXTAL 4fo fXTAL	2.0 3.579 2.0 3.579	HALL	4.0 4.0 5.0 5.0	мн
Programming Time (Per Byte)		Трр	50	-	-	ms
Programming Voltage		Vpp	20.0	21.0	22.0	Vdo
Programming Current (VRESET = VPP)		Ipp	-	1-1	30.0	mAc

^{*}Except Mode Programming Levels; See Figure 17.



Characteristics	Symbol	Min	Тур	Max	Unit
Peripheral Data Setup Time	1PDSU	200	-	-	ns
Peripheral Data Hold Time	1PDH	200	-	-	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	10SD1	-	_	350	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tosp2	-	-	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid Port 1 Port 2, 3, 4	1PWD	-	Ξ	500 350	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	1CMOS	-	-	2.0	μS
Input Strobe Pulse Width	1PWIS	200	-	-	ns
Input Data Hold Time	11H	50		-	ns
Input Data Setup Time	tis	20	-	-	ns

FIGURE 3 — DATA SETUP AND HOLD TIMES
(MPU READ)




FIGURE 4 — DATA.SETUP AND HOLD TIMES (MPU WRITE)




FIGURE 5 — PORT 3 OUTPUT STROBE TIMING (SINGLE CHIP MODE)





FIGURE 6 - PORT 3 LATCH TIMING (SINGLE CHIP MODE)





MOTOROLA Semiconductor Products Inc. -

BUS TIMING (Refer to Figures 9 and 10 and 22b)

	Symbol		MC68701 = 1.0 MH	(z)		MC687		
Characteristic	- Cymbol	Min	Түр	Max	Min	Түр	Max	Unit
Cycle Time	lcyc	1	_	2	0.8	-	2	μs
Address Strobe Pulse Width High	PWASH	200	1/41cyc	-	150	1/4tcyc	-	ns
Address Strobe Rise Time	IASR	5	-	30	5	-	30	ns
Address Strobe Fall Time	IASF .	5	-	30	5	-	30	ns
Address Strobe Delay Time	TASD	60	Velcyc	-	30	Vateve	-	ns
Enable Rise Time	IER	5	-	30	5	_	30	ns
Enable Fall Time	1EF	5	_	30	5	-	30	ns
Enable Pulse Width High Time	PWEH	450	Valeve	-	340	Valcyc	-	ns
Enable Pulse Width Low Time	PWEL	450	Valeye	-	350	1/21 cyc	-	ns
Address Stroke to Enable Delay Time	IASED	60	_	-	30	-	-	ns
Address Delay Time	. tAD	-	-	250	-	-	220	ns
Data Delay Write Time	toow	-	-	225	-	-	225	ns
Data Set-up Time	· IDSR	80	-	-	70	_	-	ns
Data Hold Time Read	tHR	10	-	-	10	-	-	ns
Write	thw	20	-	-	20	-	-	
Address Setup Time for Latch	IASL	20	-	-	20	-	-	ns
Address Hold Time for Latch	1AHL	20	-	-	20	_	-	ns
Address Hold Time	tAH	20	-	-	20	-	-	ns
Address, R/W Set-up Time Before E	IAS	200	-	-	140	-	-	ns
AO-A7 Set-up Time Before E	1ASM	190	-	-	130	-	-	ns
Peripheral Read Access Time: Non-Multiplexed Bus	tACCN	_	-	570	-	-	410	กร
Multiplexed Bus	1ACCM	-	-	560	-	-	400	
Oscillator Stabilization Time	1RC	100	-	-	100	-	-	ms
Processor Control Setup Time	1PCS	200	-	-	200	-	-	ns

FIGURE 7 - CMOS LOAD




FIGURE 8 - TIMING TEST LOAD PORTS 1, 2, 3, 4




FIGURE 9 - EXPANDED NON-MULTIPLEXED BUS TIMING





FIGURE 10 - EXPANDED MULTIPLEXED BUS TIMING



INTRODUCTION

The MC68701 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the MCU's 40 pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port," by itself, refers to all of its associated hardware. When the port is used as a "data port" or "I/O port," it is controlled by its Data Direction Register and the programmer has direct access to its pins using the port's Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit...

The Microprocessor Unit (MPU) is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the MC6800. The programming model is depicted in Figure 11

where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the M6800 instruction set are shown in Table 1.

The basic difference between the MC6801 and the MC68701 is that the MC6801 has an onboard ROM while the MC68701 has an onboard EPROM. The MC68701 is pin and code compatible with the MC6801 and can be used to emulate the MC6801, allowing easy software development using the onboard EPROM. Software developed using the MC68701 can then be masked into the MC6801 ROM.

In order to support the onboard EPROM, the MC68701 differs from the MC6801 as follows:

- (1) Mode 0 in the MC6801 is a test mode only, while in the MC68701 Mode 0 is also used to program the onboard EPROM and has interrupt vectors at \$BFF0-\$BFFF rather than \$FFF0-\$FFFF.
- (2) The MC68701 RAM/EPROM Control Register has two bits used to control the EPROM in Mode 0 that are not defined in the MC6801 RAM Control Register.
- (3) The RESET/Vpp pin in the MC68701 is dual purpose, used to supply EPROM power as evell as to reset the device; while in the MC6801 the pin is called RESET and is used only to reset the device.

In addition, MC6801 modes 1R and 6R, available as a mask option, are not available in the MC68701.

FIGURE 11 - MC68701/6801/6803 PROGRAMMING MODEL






TABLE	1 -	NFW	INSTR	DIADITON

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit
BHS	Branch if Higher or Same; unsigned conditional branch (same as BCC)
BLO	Branch if Lower; Unsigned conditional branch (same as BCS)
BRN	Branch Never
JSR	Additional addressing mode: direct
LDD	Loads double accumulator from memory
LSL ,	Shifts memory or accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply; multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

OPERATING MODES

The MCU provides eight different operating modes which are selectable by hardware programming and referred to as Mode 0 through Mode 7. The operating mode controls the memory map, configuration of Port 3, Port 4, SC1, SC2, and the physical location of interrupt vectors.

FUNDAMENTAL MODES

The MCU's eight modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Modes 4 and 7 are Single Chip Modes. Mode 5 is the Expanded Non-Multiplexed Mode, and the remaining modes are Expanded Multiplexed Modes. Table 2 summarizes the characteristics of the operating modes.

Single Chip Modes (4, 7)

In Single-Chip Mode, the MCU's four ports are configured as parallel input/output data ports, as shown in Figure 12. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. In addition to other peripherals, another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 13.

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the EPROM-is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is Reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from Mode 4 without going through Reset by setting bit 5 of Port 2's Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

TABLE 2 - SUMMARY OF MC68701 OPERATING MODES

Common to all Modes:

Reserved Register Area

Port 1

Port 2

Programmable Timer

Serial Communications Interface

Single Chip Mode 7

128 bytes of RAM; 2048 bytes of EPROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port

SC1 is Input Strobe 3 (IS3)

SC2 is Output Strobe 3 (OS3)

Expanded Non-Multiplexed Mode 5

128 bytes of RAM; 2048 bytes of EPROM --

256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

SC1 is Input/Output Select (IOS)

SC2 is Read/Write (R/W)

Expanded Multiplexed Modes 1, 2, 3, 6

Four memory space options (64K address space):

- (1) No internal RAM or EPROM (Mode 3)
- (2) Internal RAM, no EPROM (Mode 2)
- (3) Internal RAM and EPROM (Mode 1)
- (4) Internal RAM, EPROM with partial address bus (Mode 6)

Port 3 is a multiplexed address/data bus

Port 4 is an address bus (inputs/address in Mode 6)

SC1 is Address Strobe (AS)

SC2 is Read/Write (R/W)

Test Mode 4


- (1) May be changed to Mode 5 without going through Reset
- (2) May be used to test Ports 3 and 4 as I/O ports


Expanded Multiplexed Mode 0


- (1) Internal RAM and EPROM
- (2) External interrupt vectors located at \$BFF0-\$BFFF
- (3) Used to program EPROM



MOTOROLA Semiconductor Products Inc.







MOSSIMOMOSSIMIS

Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while retaining significant ori-chip resources. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to Port 4's Data Direction Register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull Port 4's lines high until it is configured.

Figure 14 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with M6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used similarly to an address or chip select line.

Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

In the Expanded-Multiplexed Modes, the MCU has the ability to access a 64K byte memory space. Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS) and the data bus valid while E is high. In Modes 0 to 3, Port 4 provides address lines A8 to A15. In Mode 6, however, Port 4 is configured during RESET as data port inputs and the Data Direction Register can be changed to provide any combination of address lines, A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull Port 4's lines high until software configures the port.


Figure 15 depicts a typical configuration for the Expanded-Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A0 to A7, as shown in Figure 16. This allows Port 3 to function as a Data Bus when E is high.

In Mode 0, the internal and external data buses are connected; there must therefore be no memory map overlap in order to avoid potential bus conflicts. Mode 0 is used to program the on board EPROM. All interrupt vectors are external in this mode and are located at \$BFFO-\$BFFF.

PROGRAMMING THE MODE

The operating mode is programmed by the levels asserted on P22, P21, and P20 which are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from Port 2's Data Register as shown below, and programming levels and timing must be met as shown in Figure 17. A brief outline of the operating modes is shown in Table 3.

PORT 2 DATA REGISTER



Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 18 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

MEMORY MAPS

The MCU can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 19. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4, with exceptions as indicated.


TABLE 3 - MODE SELECTION SUMMARY

Mode	P22 PC2	P21 PC1	P20 PC0	EPROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	1	1	1	1	Single Chip
6	Н	н	L	T	1	1	MUX(5, 6)	Multiplexed/Partial Decode
5	Н	L	н	1	1	1	NMUX(5, 6)	Non-Multiplexed 'Partial Decode
4	н	L	L	1(2)	1(1)	1	1	Single Chip Test
3	L	н	Н	E	E	E	MUX ⁽⁴⁾	Multiplexed No RAM or ROM
2	L	н	L	E	1	E	MUX ⁽⁴⁾	Multiplexed/RAM
1	L	L	н	1	1	E	MUX ⁽⁴⁾	Multiplexed/RAM & ROM
0	L	L	L	1	1	K31	MUX ⁽⁴⁾	Multiplexed/Programming

Legend

- I Internal
- E External
- MUX Multiplexed
- NMUX Non-Multiplexed
- L Logic "O"
- H Logic "1"
- Notes
 - (1) Internal RAM is addressed at \$XX80
 - (2) Internal EPROM is disabled
 - (3) Interrupt vectors located at \$BFF0-\$BFFF
 - (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0.
 - (5) Addresses associated with Port 3 are considered external in Modes 5 and 6

MESTO OMESTO B








FIGURE 17 - MODE PROGRAMMING TIMING



MODE PROGRAMMING (Refer to Figure 17)

Characteristic	Symbol	Min	Typ	Max	Unit
Mode Programming Input Voltage Low	VMPL	-	1-1	1.8	Vdc
Mode Programming Input Voltage High	VMPH	4.0	-	-	Vdc
Mode Programming Diode Differential (If Diodes are Used)	VMPDD	0.6	1-	-	Vdc
RESET Low Pulse Width	PWRSTL	3.0	1-1	_	E-Cycles
Mode Programming Set-Up Time	1MPS	2.0	-	-	E-Cycles
Mode Programming Hold Time RESET Rise Time≥ 1 μs RESET Rise Time< 1 μs	1MPH	0	-	-	ns

FIGURE 18 - TYPICAL MODE PROGRAMMING CIRCUIT



- 2. R1 = 10 kohms (typical).
- 3. The RESET time constant is equal to RC where R is the equivalent parallel resistance of R2 and the number of resistors (R1) placed in the circuit by closed mode control switches.
- 4. D = 1N914, 1N4001 (typical).
- 5. If V = VCC, then R2 = 50 ohms (typical) to meet VIH for the RESET/VPP pin. V = VCC is also compatible with MC6801. The RESET time constant in this case is approximately R2*C.
- 6. Switch S1 allows selection of normal (RESET) or programming (Vpp) as the input to the RESET/Vpp pin. During swit-
- ching, the input level is held at a value determined by a diode (D), resistor (R2) and input voltage (V).

 7. While S1 is in the "Program" position, RESET should not be asserted.


 8. From powerup, RESET must be held low for at least tRC. The capacitor, C, is shown for conceptual purposes only and is on the order of 1000 µF for the circuit shown. Typically, a driver with an RC input will be used to drive RESET, eliminating the need for the larger capacitor.



MC68701 Mode MC68701 Mode 2




Multiplexed Test mode



Notes:

- Excludes the following addresses which may be used externally: \$04; \$05, \$06, \$07 and \$0F
- There must be no overlapping of internal and external memory spaces to avoid driving the data bus with more than one device.
- This mode is used to program the onboard EPROM.


Multiplexed/RAM & EPROM



Notes

- Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07 and \$0F
- Internal EPROM addresses \$FFF0 to \$FFFF are not usable.

Multiplexed/RAM




Notes:

 Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F.

TOROLA Semiconductor Products Inc.

MC68701 3

Multiplexed/No RAM or EPROM




Notes

SFFFF

 Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07 and \$0F MC68701 Mode 4

Single Chip Test




Notes:

- 11 The internal EPROM is disabled.
- Mode 4 may be changed to Mode 5 without having to assert <u>HESET</u> by writing a "1" into the PCO bit of Port 2 Data Register.
- Addresses A8 to A15 are treated as "don't cares" to decode internal RAM.
- 4) Internal RAM will appear at \$XX80 to \$XXFF.
- MCU read of the Port 3 Data Direction Register will access the Port 3 Data Register.

MC68701 5

Non-Multiplexed Partial Decode



Notes.

- Excludes the following addresses which may not be used externally: \$04, \$06, and \$0F (No iOS)
- 2) This mode may be entered without going through RESET by using Mode 4 and subsequently writing a "1" into the PCO bit of Port 2 Data Register.
- 31 Address lines A0 to A7 will not contain addresses until the Data Direction Register for Port 4 has been written with "1's" in the appropriate bits. These address lines will assert "1's" until made outputs by writing the Data Direction Register.

FIGURE 19 - MC68701 MEMORY MAPS (CONCLUDED)


MC68701 6

SOURCE SERVICE SOURCE SOURCE SERVICE SOURCE SOURCE

Notes:

- Excludes the following addresses which may be used externally: \$04, \$06, \$0F.
- 2) Address lines A8-A15 will not contain addresses until the Data Direction Register for Port 4 has been written with "1's" in the appropriate bits. These address lines will assert "1's" until made outputs by writing the Data Direction Register.

MC68701 Mode 7



Note:

 MCU read of the Port 3 Data Direction Register will access the Port 3 Data Register.

TABLE 4 - INTERNAL REGISTER AREA

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register ***	01
Fort 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04.
Port 4 Data Direction Register ***	05**
Port 3 Data Register	06.
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA
Output Compare Register (High, Byte)	OB ·

OC OD OF	•
OE	
OF.	
	9
10	
11	
12	
13	
14	
15.1F	
The second secon	11 12 13

^{*}External addresses in Modes 0, 1, 2, 3, 5, 6, carinot be accessed in Mode 5 (No $\overline{\text{IOS}}$)

***1 = Output, 0 = Input



^{**}External addresses in Modes 0, 1, 2, 3

MC68701 INTERRUPTS

The MCU supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt (NMI) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register's I-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types: IRQ1 and IRQ2. The Programmable Timer and Serial Communications Interface use an internal IRQ2 interrupt line, as shown in Figure 1. External devices (and IS3) use IRQ1. An IRQ1 interrupt is serviced before IRQ2 if both are pending.

All IRO2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order where each is vectored to a separate location. All MCU interrupt vector locations are shown in Table 5.

TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

	s 1-7	Mode	de O	Mod
Interrupt	LSB	MSB	LSB	MSB
RESET	FFFF	FFFE	BFFF	BFFE
IMN	FFFD	FFFC	BFFD	BFF,C
Software Interrupt (SWI)	FFFB	FFFA	BFFB	BFFA
IRQ1 (or IS3)	FFF9	FFF8	BFF9	BFF8
ICF (Input Capture)	FFF7	FFF6	BFF7	BFF6
OCF (Output Compare)	FFF5	FFF4	BFF5 !	BFF4
TOF (Timer Overflow)	FFF3	FFF2	BFF3	BFF2
SCI IRDRF + ORFE + TORI	FFF1	FFF0	BFF1 1	BFFO

The Interrupt flowchart is depicted in Figure 20 and is common to every MCU interrupt excluding Reset. The Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 21a and 21b.

FUNCTIONAL PIN DESCRIPTIONS

VCC AND VSS

VCC and VSS provide power to a large portion of the MCU. The power supply should provide +5 volts (±5%) to VCC, and VSS should be tied to ground. Total power dissipation (including VCC Standby), will not exceed PD milliwatts.

VCC STANDBY

VCC Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts (±5%) and must reach VSB volts before RESET reaches 4.0 volts. During powerdown, VCC Standby must remain above VSBB (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both VCC and VCC Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to VCC during powerdown operation. VCC Standby should be tied to either ground or VCC in Mode 3.

XTAL1 AND EXTAL2

These two input pins interface either a crystal or TTL compatible clock to the MCU's internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz Color Burst TV crystals. A 25 pF capacitor is required from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL2 may be driven with an external TTL compatible clock at $4f_0$ with a duty cycle of 50% (\pm 10%) with XTAL1 connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals, and nominal crystal parameters are shown in Figure 22.

RESET/VPP

This input is used to reset the MCU's internal state and provide an orderly startup procedure. During powerup, RESET must be held below 0.8 volts: (1) at least tRC after VCC reaches VSB volts in order to provide sufficient time for the clock generator to stabilize, and (2) until VCC Standby reaches VSB volts. RESET must be held low at least three E-cycles if asserted during powerup operation.

This pin is also used to supply Vpp in Mode 0 for programming the EPROM, and supplies operating power to the EPROM during powerup operation.

E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divideby-four result of the MCU input frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.


NMI (NON-MASKABLE INTERRUPT)


An $\overline{\text{NMI}}$ negative edge requests an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD for \$BFFC and \$BFFD in Mode 0), transferred to the Program Counter and instruction execution resumes. $\overline{\text{NMI}}$ typically requires a 3.3 k Ω (nominal) resistor to V_{CC} . There is no internal $\overline{\text{NMI}}$ pullup resistor. $\overline{\text{NMI}}$ must be held low for at least one E-cycle to be recognized under all conditions.

IRQ1 (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. Finally, a vector is







fetched from \$FFF8 and \$FFF9 (or 1BFF8 and \$BFF9 in Mode 0), transferred to the Program Counter, and instruction execution is resumed.

IRO1 typically requires an external 3.3 k Ω (nominal) resistor to VCC for wire-OR applications. IRO1 has no internal pullup resistor.

SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

007 SC1 and SC2 In Single Chip Mode


In Single Chip Mode, SC1 and SC2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC1 functions as IS3 and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with IS3 are controlled by the Port 3 Control and Status Register and are discussed in the Port 3 description. If unused, 153 can remain uncon-

SC2 is configured as OS3 and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in the Port 3 Control and Status Register. The strobe is generated by a read (OSS = 0) or write (OSS = 1) to the Port 3 Data Register. OS3 timing is shown in Figure 5. pag. 3

FIGURE 22 - MC68701 OSCILLATOR CHARACTERISTICS

nected.

(a) Nominal Recommended Crystal Parameters



CL = 24 pF (typical)

NOTE

TTL-compatible oscillators may be obtained from:


Motorola Component Products Attn: Data Clock Sales 2553 N. Edginton St. Franklin Park, IL 60131

Tel: 312-451-1000 Telex: 025-4400


MC68701 Nominal Crystal Parameters

	3.58 MHz	4.00 MH	5.0 MHz
RS	60 Ω	50 Ω	30-50 Ω
Co	3.5 pF	6.5 pF	4.6 pF
-C1	0.015 pF	0.025 pF	0.01-0.02 pF
a	>40 k	>30 k	>20 k

*Note: These are representative AT-cut crystal parameters only. Crystals of other types of cuts may also be used.



(b) Oscillator Stabilization Time (tRC)





MOTOROLA Semiconductor Products Inc.

SC1 And SC2 In Expanded Non-Multiplexed Mode

In the Expanded Non-Multiplexed Mode, both SC1 and SC2 are configured as outputs. SC1 functions as Input/Output Select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

SC1 And SC2 in Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC1 and SC2 are configured as outputs. SC1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 16.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O port where each line is an input or output as defined by its Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RESET. Unused lines can remain unconnected.

P20-P24 (PORT 2)

Port 2 is a mode independent 5-bit I/O port where each line is configured by its Data Direction Register. During RESET, all lines are configured as inputs. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30-pF or CMOS devices using external pullup resistors. P20, P21, and P22 must always be connected to provide the operating mode. If lines P23 and P24 are unused, they can remain unconnected.

P20, P21, and P22 provide the operating mode which is latched into the Program Control Register on the positive edge of RESET. The mode may be read from the Port 2 Data Register as shown where PC2 is latched from pin 10.

Port 2 also provides an interface for the Serial Communications Interface and Timer. Bit 1, if configured as an output, is dedicated to the timer's Output Compare function and cannot be used to provide output from the Port 2 Data Register.

PORT 2 DATA REGISTER

7	6	5	4	3	2	1	0	
 FC2	PC1	PCO	P24	P23	P22	P21	P20	\$0003

P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 In Single-Chip Mode

Port 3 is an 8-bit I/O port in Single-Chip Mode where each line is configured by its Data Direction Register. There are also two lines, IS3 and US3; which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and available only in Single-Chip Mode: (1) Port 3 input data can be latched using 183 as a control signal, (2) 083 can be generated by either an MPU read or write to the Port 3 Data Register, and (3) an 1801 interrupt can be enabled by an 183 negative edge. Port 3 latch timing is shown in Figure 6.

PORT 3 CONTROL AND STATUS REGISTER

3

2

IS3 Flag	IS3 IRQ1 Enable	X	oss	Latch Enable	×	×	X	\$000F
Bit 0-2 Bit 3	2		LAT inpu is lat	t latch for ched by is trans	an IS:	t 3. If s 3 nega t after	set, in tive ed a read	trols the put data dge. The d of Port ABLE is
Bit 4			oss	ed by R (Output mines	t Stro	be Se		This bit
			3 D strob set,	erated by ata Repose is generated by R	gister. nerate erated	Whe by a	n cle	the Port
Bit 5			Not	used.				

IS3 IRQ1 ENABLE. When set, an IRQ1 interrupt will be enabled whenever IS3 FLAG is set; when clear, the interrupt is inhibited. This bit is cleared by

RESET.

IS3 FLAG. This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to the Port 3 Data Register or by RESET.

Port 3 In Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC2) and clocked by E (Enable).

Port 3 In Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address (A0-A7) and data bus (D7-D0) in Expanded Multiplexed Mode where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent potentional bus conflicts.



Bit 6

Bit 7

P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outbuts, or data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 In Single Chip Mode

In Single Chip Mode, Port 4 functions as an 8-bit I/O port where each line is configured by the Data Direction Register. Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

Port 4 In Expanded Non-Multiplexed Mode

Port 4 is configured from RESET as an 8-bit input port where the Data Direction Register can be written to provide any or all of address lines A0 to A7. Internal pullup resistors are intended to pull the lines high until the Data Direction Register is configured.

Port 4 In Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A8 to A15. In Mode 6, the port is configured from RESET as an 8-bit parallel input port where the Data Direction Register can be written to provide any or all of address lines A8 to A15. Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured where bit 0 controls A8.

RESIDENT MEMORY

The MC68701 has 128 bytes of onboard RAM and 2048 bytes of onboard UV erasable EPROM. This memory is controlled by four bits in the RAM/EPROM Control Register.

RAM/EPROM CONTROL REGISTER (\$14)

The RAM/EPROM Control Register includes four bits: STBY PWR, RAME, PPC, and PLC. Two of these bits, STBY PWR and RAME, are used to control RAM access and determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a power-down procedure. RAME and STBY PWR are Read/Write bits.

The remaining two bits, PLC and PPC, control the operation of the EPROM. PLC and PPC are readable in all modes but can be changed only in Mode 0. The PLC bit can be written without restriction in Mode 0, but operation of the PPC bit is controlled by the state of PLC.

Associated with the EPROM are an 8-bit data latch and a 16-bit address latch. The data latch is enabled at all times, latching each data byte written to the EPROM. The address latch is controlled by the PLC bit.

A description of the RAM/EPROM Control Register follows.

MC68701 RAM/EPROM CONTROL REGISTER

					0014	11101	112010	1 -11
7	6	5	4	3	2	1	0	
STBY	RAME	X	x	х	×	PPC	PLC	\$14

Bit 0

PLC. Programming Latch Control This bit controls (a) a latch which captures the EPROM address to be programmed and (b) whether the PPC bit can be cleared. The latch is triggered by an MPU write to a location in the EPROM. This bit is set by Reset and can be cleared only in Mode 0. The PLC bit is defined as follows:

PLC=0 EPROM address latch enabled; EPROM address is latched during MPU writes to the EPROM.

PLC=1 EPROM address latch is transparent.

Bit 1

PPC. Programming Power Control This bit gates power from the RESET/Vpp pin to the EPROM programming circuit. PPC is set by Rese and whenever the PLC bit is set. It car be cleared only if (a) operating in Mode 0, and (b) if PLC has been previously cleared. The PPC bit is defined at follows:

PPC = 0 EPROM programming power (Vpp) enabled.

PPC = 1 EPROM programming power (Vpp) is not applied.

Bit 2-5 Bit 6 RAME Unused.

RAM Enable. This Read/Write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during Reset provided standby power is available on the positive edge of RESET. If RAME is clear, any access to a RAM address it external. If RAME is set and not in Mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a Read/Write status bit which is cleared whenever VCC Standby decreases below VSBB (min). It can be set only by software and is not affected by RESET.

Note that if PPC and PLC are set, they cannot be simultaneously cleared as the result of a single MPU write. The PLC bit must be cleared prior to attempting to clea. PPC. If both PPC and PLC are clear, setting PLC will also see PPC. In addition, it is assumed that Vpp is applied to the RESET/Vpp pin whenever PPC is clear. If this is not the case, the result is undefined.

ERASING THE MC68701 EPROM

Ultraviolet erasure will clear all bits of the EPROM to the "0" state. Note that this erased state differs from that of some other widely used EPROMs (such as the MCM68708) where the erased state is a "1". The MC68701 EPROM is programmed by erasing it to "0's" and entering "1's" into the desired bit locations.



The MC68701 EPROM can be erased by exposure to high intensity ultraviolet light with a wave length of 2537 Å. The recommended integrated dose (UV intensity X exposure time) is 15 Ws/cm². The lamps should be used without shortwave filters and the MC68701 should be positioned about one inch away from the UV tubes.

The MC68701 transparent lid should always be covered after erasing. This protects both the EPROM and light-sensitive nodes from accidental exposure to ultraviolet light.

PROGRAMMING THE MC68701 EPROM

When the MC68701 is released from Reset in Mode 0, a vector is fetched from location \$BFFE:BFFF. This provides a method for an external program to obtain control of the microcomputer with access to every location in the EPROM.

To program the EPROM, it is necessary to operate the MC68701 in Mode 0 under the control of a program resident in external memory which can facilitate loading and programming of the EPROM. After the pattern has been loaded into external memory, the EPROM can be programmed as follows:

- Apply programming power (Vpp) to the RESET/Vpp pin.
- Clear the PLC control bit and set the PPC bit by writing \$FE to the RAM/EPROM Control Register.
- c. Write data to the next EPROM location to be programmed. Triggered by an MPU write to the EPROM, internal latches capture both the EPROM address and the data byte.
- d. Clear the PPC bit for programming time, t_{pp}, by writing \$FC to the RAM/EPROM Control Register and waiting for time, t_{pp}. This step gates the programming power (Vpp) from the RESET/Vpp pin to the EPROM which programs the location.
- Repeat steps b through d for each byte to be programmed.
- Remove the programming power (Vpp) from the RESET/Vpp pin. The EPROM can now be read and verified.

Because of the erased state of an EPROM byte is \$00, it is not necessary to program a location which is to contain \$00. Finally, it should be noted that the result of inadvertently programming a location more than once is the logical OR of the data patterns.

A routine which can be used to program the MC68701 EPROM is provided at the end of this data sheet. This non-reentrant routine requires four double byte variables named IMBEO, IMEND, PNTR, and WAIT to be initialized prior to entry to the routine. These variables indicate (a) the first and last memory locations which bound the data to be programmed into the EPROM, (b) the first EPROM location to be programmed, and (c) a quantity which can be used to generate the programming time delay. The last variable, WAIT, takes into account the MCU input crystal (or TTL-compatible clock) frequency to insure the programming time, tpp, is met. WAIT is defined as the number of MPU E-cycles that will occur in the real-time EPROM programming interval, tpp. For example, if tpp = 50 milliseconds and the MC68701 is being driven with a 4.00 MHz TTL-compatible clock:

WAIT (MPU E-cycles) = . tpp+(MCU INPUT FREQ)/4+10⁶ = $5000+(4+10^6)/4+10^6$ = 5000

PROGRAMMABLE TIMER

The Programmable Timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the Timer is shown in Figure 23.


COUNTER (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (Enable). It is cleared during RESET and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI's internal bit rate clock. TOF is set whenever the counter contains all 1's.

OUTPUT COMPARE REGISTER (\$0B:0C)

The Output Compare Register is a 16-bit Read/Write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E-cycle. When a match is found, OCF is set and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be





changed for the next compare. The function is inhibited for one cycle after a write to the high byte of the Compare Register (\$0B) to ensure a valid compare. The Output Compare Register is set to \$FFFF by RESET.

INPUT CAPTURE REGISTER (\$0D:0E)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P20 even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

TIMER CONTROL AND STATUS REGISTER (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable while bits 0-4 can be written. The three most significant bits provide the timer's status and indicate if:

- · a proper level transition has been detected.
- a match has been found between the free-running counter and the output compare register, and
- the free-running counter has overflowed.

Each of the three events can generate an IRQ2 interrupt and is controlled by an individual enable bit in the TCSR.

TIMER CONTROL AND STATUS REGISTER (TCSR)

	7	6	5	4	3	2	1.	0	
-	ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Bit 0 OLVL Output level. OLVL is clocked to the output level register by a successful

if Bit 1 of Port 2's Data Direction
Register is set. It is cleared by RESET.

Bit 1 IEDG Input Edge. IEDG is cleared by RESET
and controls which level transition will
trigger a counter transfer to the Input

Capture Register: IEDG = 0 Transfer on a negative-edge

output compare and will appear at P21

IEDG = 1 Transfer on a negative-edge

Bit 2 ETOI Enable Timer Overflow Interrupt.

When set, an IRO2 interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared by

RESET.



MOTOROLA Semiconductor Products Inc.

Bit 3 EOCI	Enable Output Compare Interrupt. When set, an IRO2 interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared by RESET.
Bit 4 EICI	Enable Input Capture Interrupt. When set, an IRO2 interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared by RESET.
Bit 5 TOF	Timer Overflow Flag. TOF is set when
	the counter contains all 1's. It is cleared by reading the TCSR (with TOF set) followed by the counter's high byte (\$09), or by RESET.
Bit 6 OCF	Output Compare Flag. OCF is set when the Output Compare Register
١	matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or by RESET.
Bit 7 ICF	Input Capture Flag. ICF is set to indicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or by RESET.

SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and Biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

WAKE-UP FEATURE

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until the data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or by RESET. Software must provide for the required idle string between consecutive messages and prevent it within messages.

PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- format: standard mark/space (NRZ) or Bi-phase
- clock: external or internal bit rate clock
- Baud (or bit rate): one of 4 per E-clock frequency, or external bit rate (X8) input
- wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P22

SERIAL COMMUNICATIONS REGISTERS

The Serial Communications Interface includes four addressable registers as depicted in Figure 24. It is controlled by the Rate and Mode Control Register and the Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of four write-only bits which are cleared by RESET. The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

RATE AND MODE CONTROL REGISTER (RMCR)

		4	3	2	1	0	
XX	X	X	CC1	CCO	SS1	SSO	\$0010
Bit 1:Bit 0		tern sele MC time	select nal clo ected v U inpu	the Back. For which a trequent of the state of the Back. For example, the Back of the	our ere a ency.	nen usi rates functio Table	nese two ng the in- may be on of the 6 lists bit ted MCU
Bit 3:Bit 2		Sele mat If C	ect. The and sect.	ese twelect the	o bits e seri DDR	contro al clock value f	Format the for- source. or P22 is
		If Co	not be C1 is cl DDR vanes the	altered eared a slue is forma	until after h uncha	CC1 is aving banged.	CCO and cleared. been set, Table 7 rce, and
		use	of P22.				

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P22 at eight times (8X) the desired bit rate, but not greater than E, with a duty cycle of 50% ($\pm 10\%$). If CC1:CC0= 10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE: The source of SCI internal bit rate clock is the timer's free running counter. An MPU write to the counter can disturb serial operations.

Transmit/Receive Control And Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by $\overline{\text{RESET}}$.

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR)

,	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011




TABLE 6 - SCI BIT TIMES AND RATES

		410-	2.4576 MHz	4.0 MHz	4.9152 MHz
SS	1:550	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	÷16	26 µs/38.400 Baud	16 μs/62,500 Baud	13.0 µs/76,800 Baud
0	1	÷128	208 µs/4,800 Baud	128 µs/7812.5 Baud	104.2 µs/9.600 Baud
1	0	÷1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 µs/1,200 Baud
1	1	÷4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3 33 ms/300 Baud

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1	:CCO	Format	Clock Source	Port 2, Bit 2
0	0	Bi-Phase	Internal	Not Used
0	1	NRZ	Internal	Not Used
1	0	NRZ	Internal	Output
1	1	NRZ	External	Input

FIGURE 24 - SCI REGISTERS



Bit 0 WU "Wake-up" on Idle Line When set, WU enables the wake-up function; it is cleared by ten consecutive 1's or by RESET. WU will not set if the line is Transmit Enable. When set, P24 DDR Bit 1 TE bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive 1's is transmitted. TE is cleared by RESET. Bit 2 TIE Transmit Interrupt Enable. When set, an IRQ2 interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TE is cleared by RESET. Bit 3 RE Receive Enable. When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared by RESET. Bit 4 RIE Receiver Interrupt Enable. When set, an IRO2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RUE is cleared by RESET Transmit Data Register Empty. TDRE Bit 5 TDRE is set when the Transmit Data Register is transferred to the output serial shift register or by RESET. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be

transmitted only if TDRE has been Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing Output Clock

error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the value of RDRF: if RDRF is set, then an overrun has occurred: otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun condition. ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or by RESET.

Receive Data Register, or by RESET.

Bit 7 RDRF Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the


SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then, to the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting to 9-bit preamble of 1's.

At this point one of two situations exist: 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of 1's will be sent indicating an idle line, or 2) if a byte has been written to the Transmit-Data Register (TDRE = 0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0) and a stop bit (1), will be transmitted. If TDRE is still set when the next byte transfer should occur, 1's will be sent until more data is provided. In Bi-phase format, the output toggles at the start of each bit and at half-bit time when a "1" is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 25.

FIGURE 25 - SCI DATA FORMATS





Bit 6 ORFE

INSTRUCTION SET

The MC68701 is upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced and several new instructions have been added, including a hardware multiply. A list of new operations added to the MC6800 instruction set is shown in Table 1.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the Program Counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

PROGRAMMING MODEL

A programming model for the MC68701 is shown in Figure 11. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter — The program counter is a 16-bit register which always points to the next instruction.

Stack Pointer — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

Index Register — The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators — The MCU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers — The condition code register indicates the results of an instruction and includes the following five condition bits: Negative (N), Zero (Z), Overflow (V), Carry/Borrow from MSB (C), and Half Carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, b6 and b7 are read as ones.

ADDRESSING MODES

The MC68701 provides six addressing modes which can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 8, 9, 10, and 11 where execution times are provided in E-cycles. Instruction execution times are summarized in Table 12. With an input frequency of 4 MHz, E-cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 13 and a description of selected instructions is shown in Figure 26.

Immediate Addressing — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

Extended Addressing — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instrutions.

Indexed Addressing — The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions.

Inherent Addressing — The operand(s) are registers and no memory reference is required. These are single byte instructions.

Relative Addressing — Relative addressing is used only for branch instructions. If the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of — 126 to 129 bytes from the first byte of the instruction. These are two byte instructions.



TABLE 8 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

		In	nm	ed	-	ire	-	١.	nde		1 .								Con	ditio	חכ	Cod
Pointer Operations	Manmania										-	xtr		-	_	ent		5	4	3	2	1
· carrot operations	Mnemonic	UP		H	OF	1	#	OP	1-	1 #	OF	1-	#	OF	-	#	DOOIG811/	H	1	N	Z	V
Compare Index Reg	CPX	80	4	3	90	15	12	AC	16	12	BC	16	3	-	-	-	Arithmetic Operation					
Decrement Index Req	DEX	-		-	30	1	1-	-	10	1-	100	10	13	_	-	+	X - M · M + 1		•	1		11
Decrement Stack Potr	DES	_			-	-	-	_	-	-	-	+	-	09	-	-	X - 1 -X					
Increment Index Reg						_			_		_	1	_	34	-	1	SP - 1 - SP					•
	INX													08	3	1	X + 1 -X				T	0
Increment Stack Pntr	INS													31	3	1	1 SP + 1 -SP					
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3			-	M -XH. (M + 1) -XL	-	-	-	-	
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	-	_	BE	5	3						-	1	1	R
Store Index Reg	STX				DF			EF			FF	-			-		M - SPH. (M + 1) SPL	•	-	i	1	R
Store Stack Pntr	STS				9F	4	-	AF			BF						XH -M, XL -(M+1)	•		1	11	R
ndex Reg - Stack Pntr	TXS	-	-	-		_	-	71	3	4	БГ	2	3		_		SPH -M. SPL -(M+1)	0		1	11	R
Stack Pntr - Index Reg	TSX	-	-	-	_			_				-		35			X - 1 - SP	•	•	•	•	
Add	ABX	-	-	-										30		-	SP + 1 -X	0		•	•	
Push Data	PSHX	-	-	-	-			-						3A	_		B + X — X		•	0		•
	. 5.12			- 1										30	4		XL -MSP. SP - 1 -SP			•	•	•
Pull Data	PULX	-	-	-	-			-			_						XH -MSP SP - 1 -SP					
														38	5	1	SP + 1 - SP, MSP - XH SP + 1 - SP, MSP - XL		0		•	

TABLE 9 - ACCUMULATOR AND MEMORY INSTRUCTIONS

Accumulator and	MNE	-	nm	ed		ire	ct	1	nde	×	E	xte	nd	1	nhe	15	Boolean	T	`00	diei	00 (ode	
Memory Operations	IVIIVE	Op	1-	#	Op	-	#	Op	-	#	Op	-	#	Op	-	1 =	Expression	H	-	IN	-	-	To
Add Acmitrs	ABA			T					1	1	_		1	18	2	11	A - B - A	IH	1	IN	1	V	-
Add B to X	ABX			1		-		-	1	+	-	-	-	3A	-	+÷				Li	1		1
Add with Carry	ADCA	89	2	2	99	3	2	100	-	1-	-	-	-	JA	3	11	00.B + X - X						0
			-	-	+	-	-	A9	_	2	B9	4	3		1		A - M + C - A	1		11	1		1
A-1-1	ADCB	C9	2	2	D9	-	2	E9	4	12	F9	4	3			1	B + M + C - B			11	1	T	
Add	ADDA	8B	2	2	98	3	2	AB	4	12	BB	4	13				A + M - A			1			
	ADDB	CB	2	2	DB	3	2	EB	4	12	FB	4	3		_	1	B - M - A			1	1	1	1
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	12	F3	6	3			-		111	•	11	-	i	1
And	ANDA	84	2	2	94	3	2	A4		2	B4		_	_	_		D + M M + 1 - D		•		-		1
	ANDB	C4	2	2	D4		_						3				A·M-A		•	1		R	
Shift Left.		C4	2	4	04	3	2	E4		2	F4		3				B · M - B	10		!	1	R	
The second secon	ASL							68	6	2	78	6	3								-	-	1
Arithmetic	ASLA													48	2	1				1	+	+	+
	ASLB											-		58		-			•		1	1	1



TABLE 9 -	ACCUMULATOR	AND MEMORY	INSTRUCTION	(CONTINUED)
-----------	-------------	------------	-------------	-------------

Annual state and	TABLE	-	_	-		_		-		-						-	(CONTINUED)		
Accumulator and	MNE	_	nme	_		1100	_		dex			ten		-	her	_	Boolean	Condition C	
Memory Operations		Op	~	#	Op	-	#	Op	- 1	2	Op	-	=	Op		27	Expression	HINZ	V
Shift Left Dbl	ASLD	-								1				05	3	1		010111	11
Shift Right,	ASR	-						67	6	2	77	6	3					0 0 1 1 1	11
Arithmetic	ASRA													471	2 1	1			1:
	ASRB													57	2	1		• •	1:
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3				A · M		R
	BITB	C5	2	2	05	3	2	E5	4	2	F5	4	3				B · M	!!!	R
Compare Acmitrs	CBA	1												11	2	1	A · B		1
Clear	CLR	-	-					6F	6	2	7F	6	3		-		00 - M	• • R S	R
Cicai	CLRA	1	1					0.	-	-		_	-	4F	2	-	00 - A	• R S	-
	CLRB	-	-		-				-	-	-	-	-	5F		_	00 - B		R
		101	12	1	0.	-			-	-	-	_	-	or	2	1			-
Compare	CMPA		2	2		3	2	AI	4	2	B1	4	3				A · M	6 0	11
	CMPB	C1	2	2	DI	3	2	E1	4	2	F1	4	3				B - M	6 9	11
1's Complement	COM							63	6	2	73	6	3				M - M		R
	COMA	1												43	2	1	X A		R
	COMB													53	2	1	B - B		R
Decimal Adj. A	DAA													19	2	1	Adi binary sum to BCD		1!
Decrement	DEC	1	1			-	-	6A	6	2	7A	6	3	-	-	-	M - 1 - M		11
Decrement	DECA	-	-		-	-	-	-	-	-		-	-	4A	2	1	A · 1 - A	0 0	11
		1-	-	-	-	-	-		-			_	-						+ +
	DECB	100	1-	-	-	-	-	-	-				-	5A	2	1		0 0	11
Exclusive OR	EORA	_	-	2	98	3	2	A8	-	2	-	4	3				A ① M -A	0 0	R
	EORB	CB	2	2	D8	3	2	E8	4	2	F8	4	3				B @ M B	0 0 1 1	R
Increment	INC		1			1		6C	6	2	7C	6	3				M+1-M	0 0 1 1	1:
	INCA		T											4C	2	1	A + 1 - A	0 0 1 1	11
	INCB	1	1		1	1	1						1	5C		1		! !	11
Load Acmitrs	LDAA	86	12	2	96	3	2	A6	4	2	B6	4	3	-	-	-	M -A	0 0	F
Load Acmitis				-	-	-	+-		-	_		_	-	-	-	-			R
	LDAB	C6	-	2	D6		2	E6	-	2		4	3			_	M -B		_
Load Double	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3				MM+1-D		R
Logical Shift,	LSL							68	6	2	78	6	3					0 0 1	1:
Left	LSLA													48	2	1			1
	LSLB	1												58	2	1			1:
	LSLD	1	1		1									05	3	1		:	11
Shift Right,	LSR	1	1					64	6	2	74	6	13			1		OIOR!	1!
	LSRA	+	+-	-	-	-	-		-	-	-	-	+	44	2	1		R	1
Logical	LSRB	+	1	-	-	-	-	-	-		-	-	-	54	_	1		• • R !	++
	_	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			+
	LSRD	-	-	_	-	-	-		-	_	_	_	-	04	_	1			-
Multiply	MUL								_				_	30	10	1	AXB-D	0 0 0	
2's Complement	NEG	1	1					60	6	2	70	6	3				00 - M - M	0 0 1	1:
(Negate)	NEGA		1											40	2	11	00 - A - A	00111	11
	NEGB	T	T											50	12	1	00 - B B	10 0 1 1	11
No Operation	NOP		1			1								01	12	11	PC - 1 - PC		
Inclusive OR	ORAA	18A	12	2	19A	3	2	AA	14	2	IBA	4	13	-	-	-	A + M - A	0 0 !!!	IR
Inclusive On	ORAB		12	-	DA	-	-	EA	-	2	FA	-	3	-	-	-	B - M B		R
2 . 2		-	12	14	IUA	13	12	-	1-	-	1.0	-	13	_	2	-			_
Push Data	PSHA	_	-	-	-	-	-	-	1	-	-	-	-		-	-	A -Stack	-	-
	PSHB	_	-	-	-	-	-		-	-	-	_	1	-	-	-	B - Stack	0000	-
Pull Data	PULA				1									-	_		Stack -A		0
	PULB				1				}					33	4	11	Stack -B		
Rotate Left	ROL	1			1			69	6	12	79	16	13			-		0011	11
	ROLA	1	1	1	1	1	1		1		1		1	149	2	1		00111	1
	ROLB	_	1	-	1	1	-	-	1	-	1	-	1	_	2	-		0 8 11	+-
	_	-	+	-	-	-	-	FF	16	12	70	-	12	-	-	+			+
Rotate Right	ROR	-	-	-	-	-	-	00	6	12	10	10	13	-	-	1		9 6 1	
	RORA	_		-	-	-	-		-	-	-	-	-	-	2	-		0 0	-
	RORB								1		1		1	-	2	+		001	-
Subtract Acmitr	SBA		1			1	1		1	1	1			110	2	1	A - B - A	0 0 1	
Subtract with	SBCA	182	2	12	92	3	12	A2	4	2	B2	4	13				A - M - C - A	0 0 11	
	SBCB	_	12	-	D2	-	-	-	14	-	F2	+	-	-	1	T	B - M - C B	0 0 11	1:
Carry	STAA	_	-	-			-	_	4	+	-	-	-	-	-	-	A -M	0011	F
Store Acmitrs		-	-	1	_	_	-			-	-	14		-	1	+	B-M	0 0 11	R
	STAB	-	-	-	-	+	-		4	+	-	+	-	+	-	+		+	-
	STD	-		-	DD	-	_	-	5	-	FD	+	+	+	-	-	D-MM-1		-
Subtract	SUBA	80	2	12	90				4		BO					1	A - M - A	0 0 1 1	
	SUBB	CO	12	2	DO	3	12	EO	4	12	FO	4	3	1		1	B - M - B	0 0 1	11
Subtract Double	SUBD	-	-	_	93	+	-	-	16	-	B3	+	-			1	D . M:M - 1 - D	0 0 !!!	1
	TAB	100	+	1	1	1-	1	1	1	-	1	-	1		15	11	A -B	0 0 1 1	F
Transfer Acmitr		-	+-	+-	-	-	-	-	1	1	-	-	+	17	-	_	B -A	0011	-
	TBA	-	-	+	+	-	-	100	10	1-	1	-	1-	-	-	+			-
Test, Zero or	TST	-	-	1	-	-	-	100	6	12	1/0	16	3	+	-	+	M · 00		-
		1	1	1	1	1	1	1	1	1	1	1	1	140	12	11	A - 00	6 6 11	R
Minus	TSTA	1		-	-	-	-	-	+	-	-	-	-	-	2	-	B - 00		R

The Condition Code Register symbol explanations are listed after Table 11.



TABLE 10 - JUMP AND BRANCH INSTRUCTIONS

		1.			-			1						1				C	one	1. 0	od	e R	eq
		-	Dire	-	-	elat	-	-	nde	-	-	RIF	-	-	her	ent		5	14	13	2	11	0
Operations	Mnemonic	OF		Ħ	OP	1	-	OF	1-	Ħ	OP	-	#	OF	-	2	Branch Test	Н	1	N	Z	V	C
Branch Always	BRA		1		20	3	2								1	T	None						
Branch Never	BRN				21	13	2							1	T	T	None						9
Branch If Carry Clear	BCC	T	T		24	3	2								1	1	C = 0	0	10				0
Branch If Carry Set	BCS	T	T	T	25	3	2		T					1	+	T	C = 1	3					
Branch If = Zero	BEQ	1	T	T	27	13	2			-			-	-	+	+	Z = 1						
Branch If ≥ Zero	BGE	1	T		2C	3	2	1	1			1	-	-	+	+	NOV=0					-	
Branch II > Zero	BGT	1	T	1	2E	3	2	1				-	-	-	+	+	Z + (N · V) = 0		0				-
Branch II Higher	ВНІ	1	T	1	22	3	2				-	-	-	-	+	-	C • Z = 0	8	0		6		
Branch If Higher or Same	BHS	1	T		24	13	2	1			-		-	-	+	+	C = 0					-	-
Branch If ≤ Zero	BLE	1	+	1	2F	13	2	-		-		-	-	-	+-	+	Z + (N @ V) = 1						0
Branch If Carry Set	BLO		T		25	13	2							-	+	+	C = 1		•			-	
Branch If Lower Or Same	BLS		T		23	13	2								1	H	C + Z = 1			0			
Branch If < Zero	BLT		T		2D	3	2								+	Н	N O V = 1		•				
Branch If Minus	BMI				2B	3	2							-	\vdash	Н	N = 1						•
Branch If Not Equal Zero	BNE				26	3	2							-	+	Н	Z = 0	0			•		
Branch If Overflow Clear	BVC				28	3	2								\vdash	H	V = 0		0	0			
Branch If Overflow Set	BVS	1			29	3	2								+	H	V = 1	0					
Branch If Plus	BPL				2A	3	2								-	1	N = 0						
Branch To Subroutine	BSR		1		80	6	2								-	H			•	0			
Jump	JMP							6E	3	2	7E	3	3		1	H	See Special Operations -		•			0	
Jump To Subroutine	JSR	90	5	2				AD	6	2	BD	6	3		-	H	Figure 27	6			0	0	0
No Operation	NOP												_	01	2	1			0	0		0	0
Return From Interrupt	RTI				_								_	3B				1	1	-	-	1	1
Return From Subroutine	RTS		-											39			See Special	9	1	0	0	0	
Software Interrupt	SWI													3F		2 1 Operations -		6					
Wait For Interrupt	WAI	-	-		-	-	-	_		-	-		-	3E					•				

TABLE 11 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

						C	on	d. C	ode	Re	g.
	Inherent					5	4	3	2	1	0
Operations	Mnemonic	OP	-	#	Boolean Operation	Н	1	N	Z	V	C
Clear Carry	CLC	OC	2	1	0 - C	0					R
Clear Interrupt Mask	CLI	OE	2	1	0-1		R				
Clear Overflow	CLV	DA	2	1	0 - V				0	R	0
Set Carry	SEC	OD	2	1	1 - C			0			Is
Set Interrupt Mask	SEI	OF	2	1	1-1		S				
Set Overflow	SEV	ОВ	2	1	1 - V	9				5	
Accumulator A - CCR	TAP	06	2	1	A + CCR	1	1	1	1	1	1
CCR - Accumulator A	TPA	07	2	1	CCR - A	-	0	-	-	0	+

LEGEND

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles

MSP Contents of memory location pointed to by Stack Pointer

- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- X Arithmetic Multiply
- · Boolean Inclusive OR
- Boolean Exclusive OR
- M Complement of M
- Transfer Into
- O Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Sei Always
- Affected
- Not Affected



					Transcent A.						
	ADDRESSING MODE										
	Immediate		P		T						
	edi	-	Extended	Indexed	Inherent	Relative					
	E	Direct	101	dex	10	lat					
	=	0	ű	=	=	B					
ABA					2						
ABX	2 2 4 2				3						
ADC	2	3	4 4	4 4							
ADD	2	3 3 5 3	4	4							
ADDD	4	5	6 4	6 4							
AND	2	3	4	4	•						
ASL	6		6	6	2	•					
ASLD				6	3	0					
ASR	0	•	6	6	2						
BCC BCS		•		•	•	3					
BEQ			•	•	•	3					
BGE			:		•	3					
BGT					•	3					
BHI		•			2 3 2	3					
BHS						3					
BIT	2	3	4	4		3					
BLE						9					
BLO						3					
BLS						3					
BLT						3					
BMI	2	•	•		•	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 6 3 3 3 6 3 3 6 3					
BNE		•	•	•	•	3					
BPL		•				3					
BRA		0	•		•	3					
BRN				•		3					
BSR	•	•	•	•		6					
BVC	•			6		3					
BVS			•		•	3					
CBA	•	•	•	•	2	•					
CLC			•	•	2	•					
CLI		•	•	•	2	•					
CLR	•		6	6	2	•					
CLV	•	•	•	•	2	•					
CMP	4	3	4	4	2 2 2 2 2 2 2 2 3 3 3 4 4 4 4 4 4 4 4 4	0					
COM		5	6	6	2	•					
DAA	4	6	6	6	•						
DEC			6	•	2	0					
DES				6	2	•					
DEX					3	•					
EOR	2	3	4		3						
INC			6	6							
INS				0	2	-					

		ADDRESSING MODE									
	Immediate	Direct	Extended	Pexepul	Inherent	Relative					
INX		•			3	0					
JMP			3	3		0					
JSR	•	5 3 4	6	6							
LDA	2	3	4	4							
LDD	3	4	5	5 5	•						
LDS	3	4	. 5	5	•						
LDX	3	4	5	5.	•	0					
LSL	2 3 3 3 3	4 4	6	6	2 3 2 3 10	0					
LSLD	•		•		3	0					
LSR	•	•	6	6	2	0					
LSRD	•		•	•	3						
MUL	•		•	•	10						
NEG	•	•	6	6	2						
NOP	•	3	•		2 2 3 4 4 5 2 2	0 0 0					
ORA PSH	2	3	4	4	•	0					
PSHX				•	3						
PUL			:	•	4						
PULX					4	•					
ROL					5						
ROR			6	6	2	•					
RTI	•		•	0	10	0					
RTS					10						
SBA					2						
SBC	2	3	4	4	.2						
SEC		3	•		2						
SEI					2						
SEV					2						
STA	2	3	4	•	2 2 2	0					
STD		4	5	5	•						
STS	•	4 4 3 5	5 5 5	5	•						
STX	2 4	4	5	5	•						
SUB	2	3	4	4							
SUBD	4	5	6	5							
SWI			•	•	12	6					
TAB	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	•		12 2 2 2 2 2 2						
TAP	•	•	•	•	2						
TBA					2						
TPA		•			2						
TST		6	6	-6	2						
TSX		•	•	•	3						
TVC		0			3						
TXS					9						



SUMMARY OF CYCLE BY CYCLE OPERATION

Table 13 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles

per instruction. In general, instructions with the same ad dressing mode and number of cycles execute in the sammanner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external Data Bus except in Mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

TABLE 13 - CYCLE BY CYCLE OPERATION

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMMEDIATE					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
LDS LDX LDD	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte Operand Data (Low Order Byte
CPX SUBD ADDD	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 2 Address Bus FFFF	1 1 1 1 1	Op Code Operand Data (High Order Byte Operand Data (Low Order Byte Low Byte of Restart Vector
DIRECT					
ADC FOR ADD LDA AND ORA BIT SBC CMP SUB	3	1 2 3	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	Op Code Address of Operand Operand Data
STA	3	1 2 3	Op Code Address Op Code Address + 1 Destination Address	1 1 0	Op Code Destination Address Data from Accumulator
LDS LDX LDD	4	1 2 3 4	Op Code Address Op Code Address + 1 Address of Operand Operand Address + 1	1 1 1 1 1	Op Code Address of Operand Operand Data (High Order Byte Operand Data (Low Order Byte
STS STX STD	4	1 2 3 4	Op Code Address Op Code Address + 1 Address of Operand Address of Operand + 1	1 1 0 0	Op Code Address of Operand Register Data (High Order Byte Register Data (Low Order Byte)
CPX SUBD ADDD	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Operand Address Operand Address + 1 Address Bus FFFF	1 1 1 1 1 1	Op Code Address of Operand Operand Data (High Order Byte Operand Data (Low Order Byte
JSR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Subroutine Address Stack Pointer Stack Pointer + 1	1 1 1 0 0 0	Low Byte of Restart Vector Op Code Irrelevant Data First Subroutine Op Code Return Address (Low Order Byte Return Address (High Order Byte



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1 1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byt
		3	Op Code Address + 2	1	Jump Address (Low Order Byte
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Op Code Address + 2	1	Address of Operand
					(Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Destination Address
					(High Order Byte)
		3	Op Code Address + 2	1	Destination Address
					(Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX	1	2	Op Code Address + 1	1	Address of Operand
					(High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand
					(Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order By
		5	Address of Operand + 1	1	Operand Data (Low Order By
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
			1		(High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand
		4	Address of Occased	1	(Low Order Byte)
		5	Address of Operand + 1	0	Operand Data (High Order By
151 155					Operand Data (Low Order By
ASL LSR	6	1 2	Op Code Address	1 1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand
CLR ROL		3	Op Code Address + 2	1 1	(High Order Byte) Address of Operand
CER ROL			Op code Address + 2	1 '	(Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD	1	2	Op Code Address + 1	1	Operand Address
0000		_	0,000		(High Order Byte)
ADDD		3	Op code Address + 2	1	Operand Address
					(Low Order Byte)
		4	Operand Address	1	Operand Data (High Order By
		5	Operand Address + 1	1	Operand Data (Low Order By
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine
					(High Order Byte)
		3	Op Code Address + 2	1	Address of Subroutine
					(Low Order Byte)
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address
					(Low Order Byte)
		6	Stack Pointer - 1	0	Return Address
				1	(High Order Byte)



TABLE 13 - CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
INDEXED					
JMP	3 1	1	Op Code Address	1 1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	1	2	Op Code Address + 1	1 1	Offset
AND ORA		3	Address Bus FFFF	1 1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1 1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byt
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byt
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byt
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1.	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST (1)		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1 .	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1 1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byt
	1	5	Index Register + Offset + 1	1	Operand Data (Low Order Byte
	-	6	Address Bus FFFF		Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byt
		6	Stack Pointer - 1	0	Return Address (High Order Byt



TABLE 13 - CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode & Instructions	Cycles	Cycle	Address Bus	R/W Line	Data Bus
INHERENT				Line	
ABA DAA SEC	1 2	1	Op Code Address	1 1	Op Code
ASL DEC SEI ASR INC SEV		2	Op Code Address +1	i	Op Code of Next Instruction
CBA LSR TAB CLC NEG TAP CLI NOP TBA					
CLR ROL TPA CLV ROR TST COM SBA				1.	
ABX	3	1	Op Code Address		0.0
		2	Op Code Address +1	1	Op Code Irrelevent Data
		3	Address Bus FFFF	i	Low Byte of Restart Vector
ASLD	3	1	Op Code Address	1	Op Code
LSRD		2	Op Code Address +1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
DES	3	1	Op Code Address	1	Op Code
INS		2 3	Op Code Address +1 Previous Register Contents	1	Op Code of Next Instruction
INX	3	1			Irrelevant Data
DEX	3	2	Op Code Address Op Code Address +1	1 1	Op Code of Next Instruction
		3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA	3	1	Op Code Address	1	Op Code
PSHB		2	Op Code Address +1	i	Op Code of Next Instruction
		3	Stack Pointer	0	Accumulator Data
TSX	3	1	Or Code Address	1	Op Code
		2	Op Code Address +1	1	Op Code of Next Instruction
		3	Stack Pointer	1	Irrelevant Data
TXS	3	1 2	Op Code Address Op Code Address +1	1 1	Op Code
		3	Address Bus FFFF	1 1	Op Code of Next Instruction Low Byte of Restart Vector
PULA	4	1	Op Code Address	1	Op Code
PULB		2	Op Code Address +1	1 1	Op Code of Next Instruction
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer +1	1	Operand Data from Stack
PSHX	4	1	Op Code Address	1	Op Code
		2 3	Op Code Address +1 Stack Pointer	0	Irrelevant Data
		4	Stack Pointer +1	0	Index Register (Low Order Byte Index Register (High Order Byte
PULX	5	1	Op Code Address	1	Op Code
		2	Op Code Address +1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		5	Stack Pointer +1 Stack Pointer +2	1 1	Index Register (High Order Byt
RTS	5	1	Op Code Address	1 1	index Register (Low Order Byte Op Code
		2	Op Code Address +1	11	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer +1	1	Address of Next Instruction
		5	Stack Pointer +2	1	(High Order Byte) Address of Next Instruction (Low Order Byte)
WAI	9	1	Op Code Address	1	Op Code
		2	Op Code Address +1	1	Op Code of Next Instruction
		3	Stack Pointer	0	Return Address (Low Order Byte
		4	Stack Pointer -1	0	Return Address (High Order Byte)
		5	Stack Pointer -2	0	Index Register (Low Order Byte
		6	Stack Pointer -3 Stack Pointer -4	0	Index Register (High Order Byte
		8	Stack Pointer -4	0	Contents of Accumulator A Contents of Accumulator B
	1	9	Stack Pointer -6	0	Contents of Cond Code Registe




TABLE 13 - CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode &	Cycles	Cycle	Address Bus	R/W Line	Data Bus
NHERENT					
MUL	10	1	Op Code Address	111	Op Code
MUL		2	Op Code Address +1	1 1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1 1	Low Byte of Restart Vector
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector
		7	Address Bus FFFF	1 1	Low Byte of Restart Vector
		8	Address Bus FFFF	1 1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address +1	1 1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer +1	1	Contents of Cond. Code Reg from Stack
		5	Stack Pointer +2	1	Contents of Accumulator B from Stack
		6	Stack Pointer +3	1	Contents of Accumulator A from Stack
		7	Stack Pointer +4	1	Index Register from Stack (High Order Byte)
		8	Stack Pointer +5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer +6	1	Next Instruction Address fro Stack (High Order Byte)
		10	Stack Pointer +7	1	Next Instruction Address fro Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address +1	1 1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order)
		4	Stack Pointer -1.	0	Return Address (High Order Byte)
		5	Stack Pointer -2	0	Index Register (Low Order 8
		6	Stack Pointer -3	0	Index Register (High Order
		7	Stack Pointer -4	0	Contents of Accumulator A
		8	Stack Pointer -5	0	Contents of Accumulator B
		9	Stack Pointer -6	0	Contents of Cond. Code Reg
		10	Stack Pointer -7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
BCC BHT BNE BLO	3	1	Op Code Address	1 1	Op Code
BCS BLE BPL BHS		2	Op Code Address +1	1	
BEO BLS BRA BRN BGE BLT BVC BGT BMT BVS		3	Address Bus FFFF	1	Low Byte of Restart Vector
BSR	6	1	Op Code Address	1	Op Code
Bon		2	Op Code Address +1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1 1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order
		6	Stack Pointer -1	0	Return Address (High Order



FIGURE 26 - SPECIAL OPERATIONS



RTN : Address of next instruction in Main Program to be executed upon return from subroutine

RTNH = Most significant byte of Return Address

RTNL = Least significant byte of Return Address

-: Stack Pointer After Execution

K : 8 bit Unsigned Value



MOTOROLA Semiconductor Products Inc.

EPROM PROGRAMMING ROUTINE

PAGE 001 EPROM .SA:1	EPROM *** ROUTINE TO PROGRAM THE MC68701 EPROM ***
00001	NAM EPROM
00002	OPT Z01,LLEN=80
00003	
00004	TTL *** ROUTINE TO PROGRAM THE MC68701 EPROM **

00006	************************
00007 *	E P R O M A NON-REENTRANT ROUTINE TO PROGRAM
00008 *	THE MC68701 EPROM.
00009 *	THE HOUSE DE NOTE.
00010 *	THE ROUTINE PROGRAMS THE MC68701 EPROM
00011 *	STARTING AT ADDRESS "PNTR" FROM A
00012 *	BLOCK OF MEMORY STARTING AT "IMBEG"
00013 *	AND ENDING AT "IMEND".
00014 *	
00015 *	CALLING CONVENTION:
00016 *	
00017 *	JSR EPROM
00018 *	
00019 *	NOTES:
00020 *	
00021 *	1. THE ROUTINE EXPECTS FOUR DOUBLE BYTE VALUES
00022 *	TO BE INITIALIZED PRIOR TO BEING CALLED.
00023 *	THESE VALUES ARE:
00024 *	
00025 *	IMBEG = A DOUBLE BYTE ADDRESS WHICH POINTS
00026 *	TO THE FIRST BYTE TO BE PROGRAMMED
00027 *	INTO THE EPROM.
00028 *	
00029 *	IMEND = A DOUBLE BYTE ADDRESS WHICH POINTS
00030 *	TO THE LAST BYTE TO BE PROGRAMED IN-
00031 *	INTO THE EPROM.
00033 * 00034 *	PNTR = A DOUBLE BYTE ADDRESS WHICH POINTS
00035 *	TO THE FIRST BYTE IN THE EPROM TO BE
00036 *	PROGRAMMED.
00037 *	WAIT = A DOUBLE BYTE COUNTER VALUE WHICH IS
00038 *	A FUNCTION OF THE MCU INPUT FREQUEN-
00039 *	CY AND IS USED WITH THE OUTPUT COM-
00040 *	PARE FUNCTION TO GENERATE A 50 MSEC
00041 *	TIMEOUT. IT IS EQUIVALENT TO
00042 *	TI TO BOOT TO
00043 *	50000 * (MCU INPUT FREQ) / 4 * 10 **6
00044 *	,
00045 *	VALUES FOR TYPICAL INPUT FREQS ARE:
00046 *	
00047 *	WAIT MCU INPUT FREQ
00048 *	
00049 *	30615 (\$7797) 2.45 MHZ
00050 *	50000 (\$C350) 4.00 MHZ
00051 *	61375 (\$EFBF) 4.91 MHZ
00052 *	
00053 *	2. IT IS ASSUMED THAT POWER (VPP) IS AVAILABLE
00054 *	TO THE RESET PIN FOR PROGRAMMING.
00055 *	
00056 *	3. THIS ROUTINE PERFORMS NO ERROR CHECKING.
00057 * ***	
00000	******************




EPROM PROGRAMMING ROUTINE

```
PAGE 002 EPROM .SA:1 EPROM *** ROUTINE TO PROGRAM THE MC68701 EPROM ***
00060
00061
                    * EQUATES
00062
00063
            0008 A TCSR EQU
                              $08
                                     TIMER CONTROL/STAT REGISTER
            0009 A TIMER EQU $09
000B A OUTCMP EQU $0B
0014 A EPMCNT EQU $14
00064
                                      COUNTER REGISTER
                                     OUTPUT COMPARE REGISTER
00065
00066
                                       RAM/EPROM CONTROL REGISTER
00067
00068
                    * LOCAL VARIABLES
00069
00070A 0080
                          ORG
                                $80
00071A 0080 0002 A IMBEG RMB 2
                                      START OF MEMORY BLOCK
00072A 0082 0002 A IMEND RMB 2
                                        LAST BYTE OF MEMORY BLOCK
00073A 0084 0002 A PNTR RMB 2
                                       FIRST BYTE OF EPROM TO BE PGM'D
00074A 0086 0002 A WAIT RMB 2
                                       COUNTER VALUE
00075
00076
                    * EPROM STARTS HERE
00077
00078A 3000
                          ORG $3000
00079A 3000 DE 84 A EPROM LDX
                                PNTR SAVE CALLING ARGUMENT
00080A 3002 3C
                          PSHX
                                       RESTORE WHEN DONE
00081A 3003 DE 80
                          LDX
                                IMBEG
                                       USE STACK
00082
00083A 3005 3C
                  EPRO02 PSHX
                                        SAVE POINTER ON STACK
00084A 3006 86 FE A LDAA #$FE
                                        REMOVE VPP, SET LATCH
00085A 3008 97 14 A
                         STAA EPMCNT PPC=1, PLC=0
00086A 300A A6 00 A
                                X MOVE DATA MEMORY-TO-LATCH PNTR GET WHERE TO PUT IT
                         LDAA
00087A 300C DE 84 A
                         LDX
00088A 300E A7 00 A
                         STAA X
                                       STASH AND LATCH
00089A 3010 08
                         INX
                                       NEXT ADDR
00090A 3011 DF 84 A
                         STX PNTR
                                       ALL SET FOR NEXT
                        LDAA #$FC
00091A 3013 86 FC A
                                       ENABLE EPROM POWER (VPP)
00092A 3015 97 14 A
                         STAA EPMCNT PPC=0, PLC=0
00093
00094
               * NOW WAIT FOR 50 MSEC TIMEOUT USING OUTPUT COMPARE.
00095
00096A 3017 DC 86 A
00097A 3019 D3 09 A
                        LDD WAIT
                                       GET CYCLE COUNTER
                      ADDD TIMER BUMP CURRENT VALUE
00098A 301B 7F 0008 A CLR TCSR
                                TCSR CLEAR OCF
OUTCMP SET OUTPUT COMPARE
00099A 301E DD OB A
00100A 3020 86 40 A
                          STD
                               #$40 NOW WAIT FOR OCF
                  A
                          LDAA
00102A 3022 95 08 A EPRO04 BITA
                                TCSR
00103A 3024 27 FC 3022 BEQ
                                EPRO04
                                       NOT YET
00104A 3026 38
                         PULX
                                        SETUP FOR NEXT ONE
00105A 3027 08
                         INX
                                        NEXT
00106A 3028 9C 82 A
                      CPX 1MEND MAYBE DONE
                       BLS EPRO02 NOT YET
00107A 302A 23 D9 3005
00108A 302C 86 FF A
                         LDAA #$FF REMOVE VPP, 1NHIBIT LATCH
00109A 302E 97 14 A
                        STAA EPMCNT EPROM CAN NOW BE READ
00110A 3030 38
                         PULX
                                        RESTORE PNTR
00111A 3031 DF 84
                        STX
                                PNTR
00112A 3033 39
                          RTS
                                       THAT'S ALL
00113
                          END
TOTAL ERRORS 00000--00000
```



OUTLINE DIMENSIONS



L SUFFIX CERAMIC PACKAGE CASE 715

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
В	14.94	15.34	0.588	0.604
C	3.05	4.06	0.120	0.160
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
1	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M	-	100	-	100
N	1.02	1.52	0.040	0.060

NOTES:

- (0.010) DIA (AT SEATING PLANE), AT MAX MAT'L CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

